**Past TTTC Events**

**The 23rd Design, Automation, and Test in Europe (DATE) Conference**

9-13 March, 2020

Grenoble, FRANCE

<https://www.date-conference.com/>

The 23rd DATE conference and exhibition is the main European event bringing together designers and design automation users, researchers and vendors, as well as specialists in the hardware and software design, test and manufacturing of electronic circuits and systems. DATE puts a strong emphasis on both technology and systems, covering ICs/ SoCs, reconfigurable hardware and embedded systems, and embedded software.

The five-day event consists of a conference with plenary invited papers, regular papers, panels, hot-topic sessions, tutorials and workshops, two special focus days and a track for executives. The scientific conference is complemented by a commercial exhibition showing the state-of-the-art in design and test tools, methodologies, IP and design services, reconfigurable and other hardware platforms, embedded software, and (industrial) design experiences from different application domains, e.g. automotive, IoT, wireless, telecom and multimedia applications.

For the last few weeks, the DATE Committees have been working intensively to transform DATE 2020 into a virtual conference. More than 400 presentations were submitted. Again, we would like to express our deepest gratitude to all presenters for their contributions, despite the demanding situation worldwide, as well as participants for their patience. We would also like to thank all exhibitors and sponsors for their ongoing support. We are glad to announce that the virtual conference has now been launched and can be accessed via [www.date-conference-virtual.com](http://www.date-conference-virtual.com). The platform will remain open until 31 May 2020 to ensure that attendees will be able to view the fascinating presentations.

**The IEEE VLSI Test Symposium**

6--8 April, 2020

San Diego, California, USA

<http://tttc-vts.org/public_html/new/2020/>

The IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in testing, debug and repair of microelectronic circuits and systems.

The VTS Program Committee invites original, unpublished paper submissions for VTS 2020. Proposals for the innovative practices and special sessions tracks are also invited. Paper submissions should be complete manuscripts, up to six pages (inclusive of figures, tables, and bibliography) in a standard IEEE two-column format; papers exceeding the page limit will be returned without review. Authors should clearly explain the significance of the work, highlight novel features, and describe its current status. On the title page, please include: author name(s) and affiliation(s), and the mailing address, phone number, and e-mail address of the contact author. A 50-word abstract and five keywords identifying the topic area are also required.

VTS 2020 will present a Best Paper Award, a Best Special Session Award, and a Best Innovative Practices Session Award based on the evaluations of reviewers, attendees, and an invited panel of judges. We also plan to organize various Student Activities including the TTTC Best Doctoral Thesis Contest, details for which will be made available through the website.

Due to COVID-19, the organizers have been forced to turn VTS 2020 into a virtual conference. However, even if we miss the pleasure of the face to face interaction, thanks to the whole VTS community, we have been able to build and incredible rich program that you can see from the website.

**The 25th IEEE European Test Symposium (ETS'20)**

25--29 May, 2020

Tallinn, ESTONIA

<http://ets2020.taltech.ee/>

The IEEE European Test Symposium (ETS) is Europe's premier forum dedicated to presenting and discussing scientific results, emerging ideas, applications, hot topics and new trends in the area of electronic-based circuits and system testing, reliability, security and validation.

In 2020, ETS was going to take place in the Radisson Blu Sky Hotel in Tallinn. The city is known for the picturesque Old Town with its medieval architecture. It is organized by the Tallinn University of Technology (TalTech), which co-sponsors the event jointly with the IEEE Council on Electronic Design Automation (CEDA).

In addition to scientific paper submissions, ETS offers a track for informal contributions dedicated to early hot ideas and relevant case studies as well as a PhD forum. A Test Spring School and Fringe Workshops will be organized in conjunction with ETS'20.

The outbreak of Coronavirus has created a unique opportunity and privilege to organize the first ever and hopefully the one and only virtual European Test Symposium. The organizing team is currently assessing options on how to make the virtual ETS a lively, high-profile scientific event. We are learning from the experience of other similar events in our community that decided to go virtual. The organizers have been forced to take this path due to high uncertainty with respect to traveling restrictions affecting the ability of ETS'20 participants to arrive in Tallinn at the end of May.

**UPCOMING TTTC EVENTS**

**The 26th International Symposium on On-Line Testing and Robust System Design (IOLTS'20)**

13--15 July, 2020

Naples, Italy

<http://tima.univ-grenoble-alpes.fr/conferences/iolts/iolts20/>

The International Symposium on On-Line Testing and Robust System Design (IOLTS) is an established forum for presenting novel ideas and experimental data on these areas. The Symposium is sponsored by the IEEE Council on Electronic Design Automation (CEDA) and the 2020 edition is organized by the IEEE Computer Society Test Technology Technical Council, the Politecnico di Torino, the University of Athens, the TIMA Laboratory, and iRoC Technologies.

Issues related to On-line testing techniques, and more generally to design for robustness, are increasingly important in modern electronic systems. In particular, the huge complexity of electronic systems has led to growth in reliability needs in several application domains as well as pressure for low cost products. There is a corresponding increasing demand for cost-effective design for robustness techniques. These needs have increased dramatically with the introduction of nanometer technologies, which impact adversely noise margins; process, voltage and temperature variations; aging and wear-out; soft error and EMI sensitivity; power density and heating; and make mandatory the use of design for robustness techniques for extending, yield, reliability, and lifetime of modern SoCs. Design for reliability becomes also mandatory for reducing power dissipation, as voltage reduction, often used to reduce power, strongly affects reliability by reducing noise margins and thus the sensitivity to soft-errors and EMI, and by increasing circuit delays and thus the severity of timing faults. There is also a strong relation between Design for Reliability and Design for Security, as security attacks are often fault-based.

**NEWSLETTER EDITOR'S INVITATION**

I would appreciate input and suggestions about the newsletter from the test community. Please forward your ideas, contributions, and information on awards, conferences, and workshops to Theocharis (Theo) Theocharides, Department of Electrical and Computer Engineering, University of Cyprus, 75 Kallipoleos Avenue, PO Box 20,537, Nicosia, 1678, CYPRUS; ttheocharides\@ucy.ac.cy.

Theo Theocharides

Editor, TTTC Newsletter

**BECOME A TTTC MEMBER**

For more details and free membership, browse the TTTC Web page: <http://tab.computer.org/tttc>.

CONTRIBUTIONS TO THIS NEWSLETTER:

Send contributions to Theocharis (Theo) Theocharides, Department of Electrical and Computer Engineering, University of Cyprus, 75 Kallipoleos Avenue, PO Box 20,537, Nicosia, 1678, CYPRUS; ttheocharides\@ucy.ac.cy. For more information, see the TTTC Web page: <http://tab.computer.org/tttc>*.*
